Introduction
The flash memory for mass storage applications such as digital camera and MP3 player has been intensively developed, because there is a great demand for low-cost and high-density memories in recent years. As scaling of the memory cell size is decreasing, the parasitic capacitance between the memory cell and adjacent memory cells is increasing. As a result, Vth of the memory cells are affected by the change of Vth of adjacent memory cells when they are programmed or erased. The influence of adjacent memory cells is called "Vth interference".
To suppress this Vth interference is more important for multi-level cell (MLC) than single-level cell (SLC), because Vth distribution of MLC is required more limited than that of SLC.
In this paper, we demonstrate that the narrow Vth distribution can be realized to suppress Vth interference using a novel poly Si shield (PS). 
Vth interference

Simulation Results
We estimate the effects of PS using 3-D Selete simulator [1] . Table 1 
Conclusion
We demonstrate that Vth interference is suppressed half (0.2V to 0.1V) to apply PS to AG-AND type flash memory. The effects of decreasing Vth interference heavily depend on the depth of PS. This method is also effective for NAND and NOR flash memories.
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